SSPS 1.0 Hardware Prototype Development

Smart Universal Power Electronics Regulators (SUPERs) & Intelligent Power Stages (IPSs) for SSPS 1.0

Principal Investigator: Madhu Chinthavali

Affiliation: Oak Ridge National Laboratory (ORNL)

Team Members: Radha Sree Krishna Moorthy, Steven Campbell, Brian Rowden, Aswad Adib, Rafal Wojda, Jonathan Harter & Namwon Kim


U.S. DEPARTMENT OF

OFFICE OF

ELECTRICITY



Solid State Power Substation



Smart Universal Power

ACLI GI

Communicatio

Intelligence

Controls

Active filtering

Reactive powe

IPS

Standard Hardware

1-ph/3-ph VSI, ML

Grid Interface (GI)

support

Communication

Intelligence

Controls

Load transient

management

IPS

Standard Hardware 1-ph/3-ph VSI, MLI

AC Load Interface

(ACLI)

Power flow control

Library of SUPERs for


DC or AC systems





https://www.energy.gov/sites/prod/files/2020/06/f75/2020%20Solid%20State%20Power%20Substation%20Technology%20Roadmap.pdf

SUPER & IPS



Standardized Standardized I/P & O/P Ports **Communication Ports** SUPER – Computational Platform Computational Node – Intelligence (System Monitoring, Auto Configuration, Measurement, Control Command Set Points, Status & Configuration **Communication Interface** Measurement, Control Commands, Set Points, Status & Configuration SUPER Level - Embedded Controller (PLL, Current Control State Machine, Protection Logic _ _ _ **Sensing & Protection** Auxiliary Passives Circuits Circuits Standardized Standardized Power Signal Interconnects Interconnects Contro Channe Embedded Platform (PWM generation, Component health monitoring, State machine, Protection) Sensor PWM Signal Outputs **Power Stage** Advanced sensing & Auxiliary Passives **Protection Circuits** Circuits IPS SUPER **SUPER**

From/To Other Controllers

SUPER Features	Metrics/Requirements
1. Interoperability 🗹	 Coordination between the building blocks under normal and transient conditions Synchronized operation Minimum latencies Standardization of hardware and software
2. Embedded intelligence & decision-making capability with a flexible scalable platform	 Provisions for advanced controls Plug and play capability Should enable system automation
3. Embedded online health monitoring system – Diagnostics/Prognostics ☑	 Sensors for more data procurement from the system Crucial for reliability enhancement
4. Cyber-physical security	 Technology to prevent attacks at all levels of the system
5. Modularity / Scalability ☑	 Self contained systems with auxiliary power gate drivers etc. Design to parallel or intertie multiple systems





Objectives

Overall Objective:

Demonstrate the fundamental building blocks for solid state power substation (SSPS) with advanced features & standardized interconnects

Building block specification: 480 V, 500 ~ 1 kV, 75 kVA power conversion units

Objectives - ORNL:

Demonstrate the architecture of the fundamental building blocks i.e., Smart Universal Power Electronics Regulators (SUPERs) & Intelligent Power Stages (IPSs) with controls, communication, protection and synchronization.

Objectives - Partners:

IPSs with advanced sensing techniques, algorithms capable of estimating the health of at least 2 components





Partners









ELECTRICITY



ENERG

The Numbers


- DOE PROGRAM OFFICE:
 OE Transformer Resilience and Advanced Components (TRAC)
- FUNDING OPPORTUNITY: Annual Operating Plan (AOP)
- LOCATION: Knoxville, TN
- PROJECT TERM: 07/01/2020 to 12/30/2022

- PROJECT STATUS:
 Completed
- AWARD AMOUNT (DOE CONTRIBUTION):
 \$9,000,000
- AWARDEE CONTRIBUTION (COST SHARE):
 \$0
- PARTNERS:
 Consortium of University Partners





Technical Approach






standardized/vendor agnostic with advanced sensing components

U.S. DEPARTMENT OF OFFICE OF ELECTRICITY

#1- Hardware Standardization for Interoperability of Blocks



#2 – Software & Communication Standardization



Accomplishment: The communication protocol, messages, synchronization strategy, coordination strategy etc. were standardized for vendor agnostic operation & enable plug & plug.

U.S. DEPARTMENT OF

OFFICE OF

Control, Setpoints, Settings UDP Computer Node Dms-min Status, Measurements, Configurations		Channel /Link	Informati on Flow Direction	Messages
Converter Controller Dus-ms	SUPER – Micro Controller Unit (MCU)	Data (100	IPS to SUPER	Configuration, Status, General Faults, Gate Driver Faults, Health , Warnings
Messa	ontrol Channel sages: AC voltage Sync Dulce Messages: Configuration,	kbps)	SUPER to IPS	Commands, Setpoints
Input AC/DC $v_{i/p-1}$ $v_{i/p-2}$ $v_{o/p-2}$ $v_{o/p-1}$ AC/DC	IPS – Micro Controller Unit (MCU)	Control (6.25 Mbps)	SUPER to IPS	Control values at every sampling instance
Converter (Power Stack) Enclosure		Sync (30 kHz)	SUPER to IPS	Short pulse at switching instances to synchronize systems
Data Flow between SUPER & Hierarchi	nical Controller	Data	Flow betw	ween SUPER & IPS




#3 – SUPER Architecture Validation

Testbed

The testbed was used to validate the power stage & the standardized interconnects at 1kV, 480 V, 30 kW.


Using the testbed SUPER architecture was validated for controls, communication, protection & coordination.



Control Modes


The control loops for various grid following modes the control channel was verified

The data channel used for coordinating the SUPER & IPS for operation was also verified.



Issues Resolved

Synchronization was crucial even with 1 IPS to structure the communication packages received and enable them accurately.



ENERGY

ELECTRICITY



#4 – Library of IPSs from Partners with In-situ Estimates



UNCC



VTECH



FSU



UARK



NY-SB





In-situ parameters V_{dson}, V_{ds.off}, I_{ds}, R_{dson}, T_b, C_{dc}







#4 – Library of IPSs from Partners with In-situ Estimates


IDS from University Partners	Topologies		Features		
IPS from University Partners	DC/DC	DC/AC	recivies	In-situ Parameters	
Florida state university (FSU)	Interleaved buck boost converter with coupled inductor	3-ph 2-level voltage source inverter (VSI)	Interleaved configuration reduces the Input current ripple. Ideal for BES applications	Gate leakage current	
Ohio State University (OSU)	Traditional boost converter	3-ph 2-level VSI with carrier frequency modulation	Capability to integrate the inductor with the liquid metal cooling	Health & stress index based on on-state resistance	
University of Arkansas (UARK)	Soft-switching CLLC Bidirectional dc/dc converter	3-ph 2-level VSI	Resonant configurations for power transfer at higher frequencies and with soft switching	Junction temperature & passives estimation	
University of New York, Stony Brook (NY-SB)	Interleaved boost converter	3-ph 2-level VSI with redundant half bridge legs & coupled ac inductors	Capitalizes on P & N cell layout to optimize switching speeds	Digital twin for passives estimation	
University of North Carolina, Charlotte (UNCC)		4-leg 3-ph 2-level VSI	4-leg configuration is suitable for harmonic filtering applications	DC-link capacitance, on-state resistance & base plate temperature	
University of Texas, Austin (UT- Austin)	DC/DC stage with parallel devices	3-ph 2-level VSI with parallel devices	Parallel devices for current handling capability	On-state resistance	
Virginia Polytechnic University (Vtech)	3-level dc/dc converter	3-ph 2-level VSI	3-level configuration reduces the EMI	On-state resistance	





#5 – IPS Validation at ORNL

Test Station – Back View



Test Station – Front View

- □ IPS from UNCC was tested up to 36 kVA (Inverter only) in SUPER configuration in standalone mode with resistive load.
- Insitu measurements on-state resistance, base plate temperature and dc-link capacitance estimates were verified.

Normal Mo	de	Peak 0 11 11 12 13 14 11 12 13 14	US UG Scaling 💻	Line Filter≝ FreqFilter■	Integ:Reset Time:-	YOKOGAWA • PLL : U1 Error
🚯 & chan	nge items	Element 2	Element 3	Element 4	Σ A(3P3W)	
Urms	[V]	0.9904 k	474.78	474.28	474.53 2	
lrms	[A]	0.000	76.05	76.31	76.18	
Р	[\]]	0.000 k	20.163 k	16.282 k	36.445 k	-Element 2
S	[VA]	0.000 k	36.105 k	36.190 k	62.609 k	
Q	[var]	0.000 k	29.951 k	-32.320 k	-2.369 k	Sync Src:
λ	[]	Error	0.5584	0.4499	0.5821	Σ A(3P3W)
Ф	[°]	Error	56.05	296.74	54.40	
fU	[Hz]	Error	Error	Error		13 100mA AU
fl	FHz 1	278.26 k	422.17	2,9818 k		Sync Src:
U1 1.50	OkV U2 1	.500kV	· · · ·			U4 600V
11 100.	U N					Sync Src:
5						Element 5
11 · · =150. U1 0.	0 V U2 ·	0.0 V	•••••••	••••••		U5 1000V
5 U3 1.80	OKV				<u>.</u>	Sync Src:
						Element 6
U41.80						U6 1000V
U3 -1.80 13 300.	0kV ·					16 5A Sync Src:103
14 300.		·····	···· <u>·</u> ··	·····		
5	$\langle \rangle$	\sim	\frown	\sim		
14	0 A 0 A	·····	<< 1602 (p-p) >>		50.000ms	
Update	494 (500m		(\ 10VE \p"p) //			023/02/10 04:52:41


Variables 🕯 Expressions ×	🚟 Registers	🖻 🕂 X X 🚺 🗃 🖬 🛷 🗄 🖻
xpression	Туре	Value
ADC_T	struct adc_temp	{Ch1=52.1000023,Ch2=60.7999992,Ch3=
⊯ Ch1		52.1000023
⊯ Ch2		60.7999992
🍽 Ch3		54.9000015
⊯ Ch4		37.5
ADC_RON	struct adc_onresistance	{V_HS1=0.0,V_HS2=0.0,V_HS3=0.0,V_HS4
⊯ V_HS1	float	^{0.0} Baseplate
⊯ V_HS2	float	
⊯ V_HS3	float	oo temperature
⊯ V_HS4	float	0.0
⊯ V_LS1	float	
⊯ V_LS2	float	
⊯ V_LS3	float	
₩ V_LS4	float	
⊯ I_HS1	float	
⊯ I_HS2	float	
⊯ I_HS3	float	
⊯ I_HS4	float	
∞ I_LS1	float	
⊯ I_LS2	float	
≈ I_LS3	float	
⊯ I_LS4	float	0.0
Image: PhA_HS_Cnt Image: PhA	unsigned int	78 On-state
PhA_HS_R_Avrg_Sum	float	^{0.60000024} resistance
PhA_HS_R_Avrg	float	8.0
PhA_LS_Cnt	unsigned int	75
PhA LS_R Avrg_Sum	float	0.60000024
⊯ PhA_LS_R_Avrg	float	8.10000038
≈ PhB_HS_Cnt	unsigned int	0
 №: PhB HS R Avra Sum	float	0.699999988
⊯ PhB_HS_R_Avrg	float	8.0
⊯ PhB_LS_Cnt	unsigned int	0
⊯ PhB_LS_R_Avrg_Sum	float	
№ PhB_LS_R_Avrg	float	7.30000019
⊯ PhC_HS_Cnt	unsigned int	74
🕫 PhC HS R Avra Sum	float	0.5
⊯ PhC_HS_R_Avrg		7.80000019
⊯ PhC_LS_Cnt	unsigned int	77
⊯ PhC_LS_R_Avrg_Sum	float	0.5
⊯ PhC_LS_R_Avrg	float	8.30000019
ADC_V_SUPER	struct adc_voltages	{AC_ab= 343:055298,AC_bc=653:897888






#6 – IPS Validation at ORNL

- Vdson, Vdsoff and Ids measurements were verified at at 900 V, 30 kW,
 30 kHz for the inverter at Virginia Tech
- Power Stage operation verified at ORNL in standalone mode





ENERGY

ELECTRICITY

Phase

current

Six device on-state

Six device


on-state


resistance

voltage



Outcome – Design for Interoperability, Scalability & Modularity





<u>Requirements:</u>

- Synchronization Standardization (Hardware & Software) ☑
- Dedicated communication link for control & data ☑
- Engagement 3. Dedicated 9" computational nodes & auxiliary circuitry 🗹
 - Advanced sensing circuits for health parameters




Timeline: Milestone Update

Milestone Description (or Go/No-Go Decision Criteria)	Period	Status
1. Validation of SUPER architecture through simulation	BP1-Q1	Completed
2. CHIL validation of the SUPER architecture for different control modes	BP1-Q2	Completed
3. Open loop testing of SUPER 1.0	BP1-Q3	Completed
4. Autonomous operation of SUPER with baseline IPS	BP1-Q4	Completed
5. Testbed development for validation IPS from partners	BP2-Q1	Completed
6. Performance evaluation of IPS from partners	BP2-Q2	Completed
7. Evaluation of IPS from partners for grid functions and advanced features	BP2-Q3	Completed
8. Demonstration of SUPER with IPS from partners	BP2-Q4	Completed





Impact/Commercialization



- Provides a pathway to develop power electronics interfaces with well defined hierarchy in controls, communication, protection, intelligence and optimization for scalability & modularity
- Provides a pathway to develop a library of power converters for SSPS 1.0
- Provides a pathway for interface, communication, protection standardization
- Provided a pathway to develop holistic systems with embed intelligence & advanced features systematically and strategically in fundamental blocks
- Helps emulate the different vendor scenario to access interoperability & standardization

14 Professors/PIs, 6 Postdocs, 26 Students

Total. no. of publications ~ 20


Total. No. of. Patents – 6





Future Work

- Integrate fundamental building blocks i.e., SUPER & IPS in SSPS & highlight the benefits of the architecture
- Integrate the health data from IPS & SUPER for system optimization & control.



U.S. DEPARTMENT OF

ENERGY

OFFICE OF

| ELECTRICITY



ORNL - TEAM



Madhu Chinthavali Power Electronics System Architecture



Brian Rowden Hardware design and prototyping



Steven Campbell System Integration & Testing



Rafal Wojda Magnetics Design




Jonathan Harter Hardware development



Radha Krishna Moorthy Software framework development



Aswad Adib SUPER and IPS simulation



Namwon Kim IPS software validation U.S. DEPARTMENT OF ENERGY OFFICE OF ELECTRICITY



THANK YOU

This project is supported by the U.S. Department of Energy (DOE) Office of Electricity's Transformer Resilience and Advanced Components (TRAC) program. It is led by Andre Pereira, TRAC program manager.

U.S. DEPARTMENT OF OFFICE OF ELECTRICITY

