

# SSPS 1.0 Hardware Prototype Development

Smart Universal Power Electronics Regulators (SUPERs) & Intelligent Power Stages (IPs) for SSPS 1.0

Principal Investigator: Madhu Chinthavali

Affiliation: Oak Ridge National Laboratory (ORNL)

Team Members: Radha Sree Krishna Moorthy, Steven Campbell, Brian Rowden, Aswad Adib, Rafal Wojda, Jonathan Harter & Namwon Kim



# Solid State Power Substation

Hierarchical Intelligent Power Stage (IPS)



Communications

Computation, Intelligence, Cyber Security

Power Stage

Control & Protection

Thermal Management

Semiconductor Devices, Capacitors, Inductors & Transformers

Module, Converter & Switching Logic Controllers, Current & Voltage Sensors, Contactors, Circuit Breakers & Fuses, Auxiliary Power Supplies


Interfaces & Packaging, Passive Elements, Active Elements

Semiconductors, Magnetics, Dielectrics & Conductors

Strategic integration of modular, scalable, flexible, intelligent and adaptable power blocks and their auxiliary systems




## Smart Universal Power Electronics Regulator (SUPER)




Library of SUPERs for DC or AC systems

## Hubs/Nodes


### SSPS Converter Applications within Substations



Multiple Applications with Power Electronics Systems Building Blocks



# SUPER & IPS



State of the Art

SUPER

SUPER Features	Metrics/Requirements
<b>1. Interoperability</b> <input checked="" type="checkbox"/>	<ul style="list-style-type: none"> <li>• Coordination between the building blocks under normal and transient conditions</li> <li>• Synchronized operation</li> <li>• Minimum latencies</li> <li>• Standardization of hardware and software</li> </ul>
<b>2. Embedded intelligence &amp; decision-making capability with a flexible scalable platform</b> <input checked="" type="checkbox"/>	<ul style="list-style-type: none"> <li>• Provisions for advanced controls</li> <li>• Plug and play capability</li> <li>• Should enable system automation</li> </ul>
<b>3. Embedded online health monitoring system – Diagnostics/Prognostics</b> <input checked="" type="checkbox"/>	<ul style="list-style-type: none"> <li>• Sensors for more data procurement from the system</li> <li>• Crucial for reliability enhancement</li> </ul>
<b>4. Cyber-physical security</b>	<ul style="list-style-type: none"> <li>• Technology to prevent attacks at all levels of the system</li> </ul>
<b>5. Modularity / Scalability</b> <input checked="" type="checkbox"/>	<ul style="list-style-type: none"> <li>• Self contained systems with auxiliary power gate drivers etc.</li> <li>• Design to parallel or intertie multiple systems</li> </ul>

# Objectives

## Partners

### Overall Objective:

- ❑ Demonstrate the fundamental building blocks for solid state power substation (SSPS) with advanced features & standardized interconnects
- ❑ Building block specification: 480 V, 500 ~ 1 kV, 75 kVA power conversion units

### Objectives - ORNL:

- ❑ Demonstrate the architecture of the fundamental building blocks i.e., Smart Universal Power Electronics Regulators (SUPERs) & Intelligent Power Stages (IPSS) with controls, communication, protection and synchronization.

### Objectives – Partners:

- ❑ IPSS with advanced sensing techniques, algorithms capable of estimating the health of at least 2 components






# The Numbers

- DOE PROGRAM OFFICE:  
**OE – Transformer Resilience and Advanced Components (TRAC)**
- FUNDING OPPORTUNITY:  
**Annual Operating Plan (AOP)**
- LOCATION:  
**Knoxville, TN**
- PROJECT TERM:  
**07/01/2020 to 12/30/2022**
- PROJECT STATUS:  
**Completed**
- AWARD AMOUNT (DOE CONTRIBUTION):  
**\$9,000,000**
- AWARDEE CONTRIBUTION (COST SHARE):  
**\$0**
- PARTNERS:  
**Consortium of University Partners**

# Technical Approach

- **ORNL** formulated the framework for building blocks i.e., SUPER & IPS framework & validates in hardware it using a baseline.
- Communicated the standardization/interoperability requirements to partners





Partners developed standardized/vendor agnostic IPSs with advanced sensing components

IPS from partners were tested at ORNL in the SUPER test platform

# #1 - Hardware Standardization for Interoperability of Blocks


**Accomplishment:** IPS enclosure, power & signal connections were standardized to interoperate the blocks in SUPER test cell.



Cabinet 77"




Cabinet 36"



# #2 – Software & Communication Standardization

**Accomplishment:** The communication protocol, messages, synchronization strategy, coordination strategy etc. were standardized for vendor agnostic operation & enable plug & plug.



Data Flow between SUPER & Hierarchical Controller

Channel /Link	Information Flow Direction	Messages
Data (100 kbps)	IPS to SUPER	Configuration, Status, General Faults, Gate Driver Faults, <b>Health</b> , Warnings
	SUPER to IPS	Commands, Setpoints
Control (6.25 Mbps)	SUPER to IPS	Control values at every sampling instance
Sync (30 kHz)	SUPER to IPS	Short pulse at switching instances to synchronize systems

Data Flow between SUPER & IPS




# #3 – SUPER Architecture Validation

## Testbed

The testbed was used to validate the power stage & the standardized interconnects at 1kV, 480 V, 30 kW.

Using the testbed SUPER architecture was validated for controls, communication, protection & coordination.




## Control Modes


The control loops for various grid following modes the control channel was verified

The data channel used for coordinating the SUPER & IPS for operation was also verified.

Mode -1: Vdc regulation




Mode -2: P/Q compensation




## Issues Resolved

Synchronization was crucial even with 1 IPS to structure the communication packages received and enable them accurately.



Current distortions w/o synchronization




Cleaner currents with synchronization

# #4 – Library of IPSs from Partners with In-situ Estimates



UNCC



VTECH



FSU



UARK



NY-SB



UT-Austin



OSU


In-situ parameters  
 $V_{dson}$ ,  $V_{ds,off}$ ,  $I_{ds}$ ,  $R_{dson}$ ,  $T_b$ ,  $C_{dc}$

# #4 – Library of IPSs from Partners with In-situ Estimates


IPS from University Partners	Topologies		Features	In-situ Parameters
	DC/DC	DC/AC		
Florida state university (FSU)	Interleaved buck boost converter with coupled inductor	3-ph 2-level voltage source inverter (VSI)	Interleaved configuration reduces the Input current ripple. Ideal for BES applications	Gate leakage current
Ohio State University (OSU)	Traditional boost converter	3-ph 2-level VSI with carrier frequency modulation	Capability to integrate the inductor with the liquid metal cooling	Health & stress index based on on-state resistance
University of Arkansas (UARK)	Soft-switching CLLC Bidirectional dc/dc converter	3-ph 2-level VSI	Resonant configurations for power transfer at higher frequencies and with soft switching	Junction temperature & passives estimation
University of New York, Stony Brook (NY-SB)	Interleaved boost converter	3-ph 2-level VSI with redundant half bridge legs & coupled ac inductors	Capitalizes on P & N cell layout to optimize switching speeds	Digital twin for passives estimation
University of North Carolina, Charlotte (UNCC)		4-leg 3-ph 2-level VSI	4-leg configuration is suitable for harmonic filtering applications	DC-link capacitance, on-state resistance & base plate temperature
University of Texas, Austin (UT-Austin)	DC/DC stage with parallel devices	3-ph 2-level VSI with parallel devices	Parallel devices for current handling capability	On-state resistance
Virginia Polytechnic University (Vtech)	3-level dc/dc converter	3-ph 2-level VSI	3-level configuration reduces the EMI	On-state resistance

# #5 – IPS Validation at ORNL

Test Station – Back View



- ❑ IPS from UNCC was tested up to 36 kVA (Inverter only) in SUPER configuration in standalone mode with resistive load.
- ❑ Insitu measurements - **on-state resistance, base plate temperature and dc-link capacitance** estimates were verified.







Expression	Type	Value
ADC_T	struct adc_temp	{ch1=52.1000023, ch2=nan, ch3=nan, ch4=nan}
Ch1	float	52.1000023
Ch2	float	nan
Ch3	float	54.9000015
Ch4	float	37.5
ADC_ROM	struct adc_onresistance	{V_HS1=0.0, V_HS2=0.0, V_HS3=0.0, V_HS4=0.0}
V_HS1	float	0.0
V_HS2	float	0.0
V_HS3	float	0.0
V_HS4	float	0.0
V_LS1	float	0.0
V_LS2	float	0.0
V_LS3	float	0.0
V_LS4	float	0.0
I_HS1	float	0.0
I_HS2	float	0.0
I_HS3	float	0.0
I_HS4	float	0.0
I_LS1	float	0.0
I_LS2	float	0.0
I_LS3	float	0.0
I_LS4	float	0.0
PhA_HS_Cnt	unsigned int	78
PhA_HS_R_Avrg_Sum	float	0.600000024
PhA_HS_R_Avrg	float	8.0
PhA_LS_Cnt	unsigned int	0
PhA_LS_R_Avrg_Sum	float	0.600000024
PhA_LS_R_Avrg	float	8.100000038
PhB_HS_Cnt	unsigned int	0
PhB_HS_R_Avrg_Sum	float	1.600000048
PhB_HS_R_Avrg	float	8.0
PhB_LS_Cnt	unsigned int	0
PhB_LS_R_Avrg_Sum	float	0.600000024
PhB_LS_R_Avrg	float	7.300000019
PhC_HS_Cnt	unsigned int	0
PhC_HS_R_Avrg_Sum	float	0.5
PhC_HS_R_Avrg	float	7.800000019
PhC_LS_Cnt	unsigned int	0
PhC_LS_R_Avrg_Sum	float	0.5
PhC_LS_R_Avrg	float	8.300000019
ADC_V_SUPER	struct adc_voltages	{V_U1=1.5000000, V_U2=1.5000000, V_U3=1.5000000, V_U4=1.5000000, V_U5=1.5000000, V_U6=1.5000000}

Test Station – Front View




# #6 – IPS Validation at ORNL



- **V<sub>dson</sub>, V<sub>dsoff</sub> and I<sub>ds</sub> measurements** were verified at at 900 V, 30 kW, 30 kHz for the inverter at Virginia Tech
- Power Stage operation verified at ORNL in standalone mode



	RMS value
Phase current	1 A Iph [A] 53.3
	2 B Iph [A] 54.8
	3 C Iph [A] 53.6
Six device on-state voltage	4 AU VdsON [mV] 174.3
	5 BU VdsON [mV] 172.1
	6 CU VdsON [mV] 165.3
	7 AL VdsON [mV] 169.1
	8 BL VdsON [mV] 175.7
	9 CL VdsON [mV] 168.0
Six device on-state resistance	10 AU RdsOn [mΩ] 3.2
	11 BU RdsOn [mΩ] 3.1
	12 CU RdsOn [mΩ] 3.0
	13 AL RdsOn [mΩ] 3.0
	14 BL RdsOn [mΩ] 3.1
	15 CL RdsOn [mΩ] 3.1
Dc-link volt.	16 VdsOff [V] 890.6



# Outcome – Design for Interoperability, Scalability & Modularity




## Requirements:

1. Synchronization Standardization (Hardware & Software)
2. Dedicated communication link for control & data
3. Dedicated computational nodes & auxiliary circuitry
4. Advanced sensing circuits for health parameters

# Timeline: Milestone Update

<b>Milestone Description (or Go/No-Go Decision Criteria)</b>	<b>Period</b>	<b>Status</b>
1. Validation of SUPER architecture through simulation	BP1-Q1	Completed
2. CHIL validation of the SUPER architecture for different control modes	BP1-Q2	Completed
3. Open loop testing of SUPER 1.0	BP1-Q3	Completed
4. Autonomous operation of SUPER with baseline IPS	BP1-Q4	Completed
5. Testbed development for validation IPS from partners	BP2-Q1	Completed
6. Performance evaluation of IPS from partners	BP2-Q2	Completed
7. Evaluation of IPS from partners for grid functions and advanced features	BP2-Q3	Completed
8. Demonstration of SUPER with IPS from partners	BP2-Q4	Completed

# Impact/Commercialization



- Provides a pathway to develop power electronics interfaces with well defined hierarchy in controls, communication, protection, intelligence and optimization for scalability & modularity
- Provides a pathway to develop a library of power converters for SSPS 1.0
- Provides a pathway for interface, communication, protection standardization
- Provided a pathway to develop holistic systems with embed intelligence & advanced features systematically and strategically in fundamental blocks
- Helps emulate the different vendor scenario to access interoperability & standardization

**14 Professors/PIs, 6 Postdocs, 26 Students**


**Total. no. of publications ~ 20**

**Total. No. of. Patents – 6**



# Future Work

- Integrate fundamental building blocks i.e., SUPER & IPS in SSPS & highlight the benefits of the architecture
- Integrate the health data from IPS & SUPER for system optimization & control.



# ORNL - TEAM



**Madhu Chinthavali**  
Power Electronics System  
Architecture



**Brian Rowden**  
Hardware design and  
prototyping




**Steven Campbell**  
System Integration &  
Testing



**Rafal Wojda**  
Magnetics Design




**Jonathan Harter**  
Hardware development



**Radha Krishna Moorthy**  
Software framework  
development



**Aswad Adib**  
SUPER and IPS simulation



**Namwon Kim**  
IPS software validation

# THANK YOU

This project is supported by the U.S. Department of Energy (DOE) Office of Electricity's Transformer Resilience and Advanced Components (TRAC) program. It is led by Andre Pereira, TRAC program manager.

